Abstract: This paper proposes an improved in-order dual-issue superscalar RISC-V core architecture, capable of executing two instructions simultaneously. Building on the Atom RISC-V core ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback